

# 4K X25057 512 x 8 Bit

# 5MHz Low Power SPI Serial EEPROM with IDLock™ Memory

#### **FEATURES**

- 5MHz clock rate
- IDLock memory
  - —IDLock first or last page, any 1/4 or lower 1/2 of EEPROM array
- Low power CMOS
  - -<1µA standby current
  - -<3mA active current during write
  - —<400µA active current during read</p>
- 2.7V-5.5V operation
- Built-in inadvertent write protection
  - -Power-up/power-down protection circuitry
  - -Write enable latch
  - —Write protect pin
- SPI modes (0,0 & 1,1)
- 512 x 8 bits
  - —16-byte page mode
- Self-timed write cycle
  - -5ms write cycle time (typical)
- High reliability
  - -Endurance: 1 million cycles/byte
  - -Data retention: 100 years
  - -ESD: 2000V on all pins
- 8-lead MSOP package
- 8-lead TSSOP package


#### DESCRIPTION

The X25057 is a CMOS 4Kbit serial EEPROM, internally organized as 512 x 8. The X25057 features a Serial Peripheral Interface (SPI) and software protocol, allowing operation on a simple four-wire bus. The bus signals are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled through a chip select  $(\overline{CS})$  input, allowing any number of devices to share the same bus.

IDLock is a programmable locking mechanism which allows the user to lock system ID and parametric data in different portions of the EEPROM memory space, ranging from as little as one page to as much as 1/2 of the total array. The X25057 also features a  $\overline{\text{WP}}$  pin that can be used for hardwire protection of the part, disabling all write attempts, as well as a Write Enable Latch that must be set before a write operation can be initiated.

The X25057 utilizes Xicor's proprietary Direct Write<sup>™</sup> cell, providing a minimum endurance of 1,000,000 cycles per byte and a minimum data retention of 100 years.

### **BLOCK DIAGRAM**



#### **PIN DESCRIPTIONS**

### **Serial Output (SO)**

SO is a push/pull serial data output pin. During a read cycle, data is shifted out on this pin. Data is clocked out by the falling edge of the serial clock.

### Serial Input (SI)

SI is a serial data input pin. All opcodes, byte addresses, and data to be written to the memory are input on this pin. Data is latched by the rising edge of the serial clock.

# Serial Clock (SCK)

The Serial Clock controls the serial bus timing for data input and output. Opcodes, addresses, or data present on the SI pin are latched on the rising edge of the clock input, while data on the SO pin change after the falling edge of the clock input.

### Chip Select (CS)

When  $\overline{\text{CS}}$  is HIGH, the X25057 is deselected and the SO output pin is at high impedance; unless an internal write operation is underway, the X25057 will be in the standby power mode.  $\overline{\text{CS}}$  LOW enables the X25057, placing it in the active power mode. It should be noted that after power-up, a HIGH to LOW transition on  $\overline{\text{CS}}$  is required prior to the start of any operation.


### Write Protect (WP)

When  $\overline{WP}$  is LOW, nonvolatile writes to the X25057 are disabled, but the part otherwise functions normally. When  $\overline{WP}$  is held HIGH, all functions, including nonvolatile writes operate normally.  $\overline{WP}$  going LOW while  $\overline{CS}$  is still LOW will interrupt a write to the X25057. If the internal write cycle has already been initiated,  $\overline{WP}$  going low will have no affect on this write.

#### **PIN NAMES**

Symbol	Description			
CS	Chip Select Input			
SO	Serial Output			
SI	Serial Input			
SCK	Serial Clock Input			
WP	Write Protect Input			
V <sub>SS</sub>	Ground			
V <sub>CC</sub>	Supply Voltage			
NC	No Connect			

### **PIN CONFIGURATION**



### PRINCIPLES OF OPERATION

The X25057 is a 512 x 8 EEPROM designed to interface directly with the synchronous Serial Peripheral Interface (SPI) of many popular microcontroller families.

The X25057 contains an 8-bit instruction register. It is accessed via the SI input, with data being clocked in on the rising edge of SCK.  $\overline{CS}$  must be LOW and the  $\overline{WP}$  input must be HIGH during the entire operation. Table 1 contains a list of the instructions and their opcodes. All instructions, addresses and data are transferred MSB first.

Data input is sampled on the first rising edge of SCK after  $\overline{CS}$  goes LOW. SCK is static, allowing the user to stop the clock and then start it again to resume operations where left off.

### Write Enable Latch

The X25057 contains a "Write Enable" latch. This latch must be SET before a write operation is initiated. The WREN instruction will set the latch and the WRDI instruction will reset the latch (Figure 4). This latch is automatically reset upon a power-up condition and after the completion of a byte or page write cycle.

### **IDLock Memory**

Xicor's IDLock Memory provides a flexible mechanism to store and lock system ID and parametric information. There are seven distinct IDLock Memory areas within the array which vary in size from one page to as much as half of the entire array. These areas and associated address ranges are IDLocked by writing the appropriate two byte IDLock instruction to the device as described in Table 1 and Figure 7. Once an IDLock instruction has been completed, that IDLock setup is held in a nonvolatile Status Register (Figure 1) until the next IDLock instruction is issued. The sections of the memory array that are IDLocked can be read (but not written) until IDLock is removed or changed.

Table 1. Status Register/IDLock Protection Byte

7	6	5	4	3	2	1	0
0	0	0	0	0	IDL2	IDL1	IDL0

Note: Bits [7:3] specified to be "0's"

### **Clock and Data Timing**

Data input on the SI line is latched on the rising edge of SCK. Data is output on the SO line by the falling edge of SCK.

### **Read Sequence**

When reading from the EEPROM memory array,  $\overline{CS}$  is first pulled LOW to select the device. The 8-bit READ instruction is transmitted to the X25057, followed by the

16-bit address, of which the last 9 bits are used (bits [15:9] specified to be zeroes). After the READ opcode and address are sent, the data stored in the memory at the selected address is shifted out on the SO line. The data stored in memory at the next address can be read sequentially by continuing to provide clock pulses. The address is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address is reached (01FFh), the address counter rolls over to address 0000h, allowing the read cycle to be continued indefinitely. The read operation is terminated by taking  $\overline{\text{CS}}$  HIGH. Refer to the Read Operation Sequence illustrated in Figure 2.

### **Read Status Operation**

If there is not a nonvolatile write in progress, the Read Status instruction returns the ID Lock byte from the Status Register, which contains the ID Lock bits IDL2-IDL0 (Figure 1). The ID Lock bits define the ID Lock condition (Figure 1/Table1). The other bits are reserved and will return '0' when read. See Figure 3.

If a nonvolatile write is in progress, the Read Status Instruction returns a HIGH on SO. When the nonvolatile write cycle is completed, the status register data is read out.

Clocking SCK is valid during a nonvolatile write in progress, but is not necessary. If the SCK line is clocked, the pointer to the status register is also clocked, even though the SO pin shows the status of the nonvolatile write operation (See Figure 3).

### **Write Sequence**

Prior to any attempt to write data into the X25057, the "Write Enable" latch must first be set by issuing the WREN instruction (See Table 1 and Figure 4).  $\overline{\text{CS}}$  is first taken LOW. Then the WREN instruction is clocked into the X25057. After all eight bits of the instruction are transmitted,  $\overline{\text{CS}}$  must then be taken HIGH. If the user continues the write operation without taking  $\overline{\text{CS}}$  HIGH (after issuing the WREN instruction), the write operation will be ignored.

To write data to the EEPROM memory array, the user issues the WRITE instruction, followed by the 16 bit address and the data to be written. Only the last 9 bits of the address are used and bits [15:9] are specified to be zeroes. This is minimally a thirty-two clock operation.  $\overline{CS}$  must go LOW and remain LOW for the duration of the operation. The host may continue to write up to 16 bytes of data to the X25057. The only restriction is the 16 bytes must reside on the same page. If the

address counter reaches the end of the page and the clock continues, the counter will "roll over" to the first address of the page and overwrite any data that may have been previously written.

For a byte or page write operation to be completed,  $\overline{\text{CS}}$  can only be brought HIGH after bit 0 of the last data byte to be written is clocked in. If it is brought HIGH at any other time, the write operation will not be completed. Refer to Figures 5 and 6 for detailed illustration of the write sequences and time frames in which  $\overline{\text{CS}}$  going HIGH are valid.

### **IDLock Operation**

Prior to any attempt to perform an IDLock Operation, the WREN instruction must first be issued. This instruction sets the "Write Enable" latch and allows the part to respond to an IDLock sequence (Figure 7). The IDLock instruction follows and consists of one command byte followed by one IDLock byte (See Figure 1). This byte contains the IDLock bits IDL2-IDL0. The rest of the bits [7:3] are unused and must be written as zeroes. Bringing  $\overline{\text{CS}}$  HIGH after the two byte IDLock instruction initiates a nonvolatile write to the status register. Writing more than one byte to the status register will overwrite the previously written IDLock byte. See Table 1.

### **Operational Notes**

The X25057 powers up in the following state:

- The device is in the low power, standby state.
- A HIGH to LOW transition on CS is required to enter an active state and receive an instruction.
- SO pin is at high impedance.
- The "Write Enable" latch is reset.

#### **Data Protection**

The following circuitry has been included to prevent inadvertent writes:

- The "Write Enable" latch is reset upon power-up.
- A WREN instruction must be issued to set the "Write Enable" latch.
- CS must come HIGH at the proper clock count in order to start a write cycle.

Table 2. Instruction Set and Block Lock Protection Byte Definition

Instruction Format*	Instruction Name and Operation
0000 0110	WREN: Set the write enable latch (write enable operation)
0000 0100	WRDI: Reset the write enable latch (write disable operation)
0000 0001	IDLock Instruction—followed by: IDLock Byte: (See Figure 1)  0000 0000>NO IDLock: 00h-00h>None of the array  0000 0001>IDLock Q1: 00h-7Fh>Lower quadrant (Q1)  0000 0010>IDLock Q2: 80h-FFh>Q2  0000 0011>IDLock Q3: 100h-17Fh>Q3  0000 0100>IDLock Q4: 180h-1FFh>Upper quadrant (Q4)  0000 0101>IDLock H1: 00h-FFh>Lower half of the array (H1)  0000 0110>IDLock P0: 0h-Fh>Lower page (P0)  0000 0111>IDLock Pn: 1F0h-1FFh>Upper page (Pn)
0000 0101	READ STATUS: Reads IDLock & write in progress status on SO Pin
0000 0010	WRITE: Write operation followed by address and data
0000 0011	READ: Read operation followed by address

Note: \*Instructions are shown with MSB in leftmost position. Instructions are transferred MSB first.

Figure 1. Read Operation Sequence




Figure 2. Read Status Operation Sequence




Figure 3. WREN/WRDI Sequence




Figure 4. Byte Write Operation Sequence




Figure 5. Page Write Operation Sequence





Figure 6. IDLock Operation Sequence



Characteristics subject to change without notice.

### **ABSOLUTE MAXIMUM RATINGS**

Temperature under bias	–65°C to +135°C
Storage temperature	65°C to +150°C
Voltage on any pin with	
respect to V <sub>SS</sub>	-1V  to  +7V
10000010 155	
D.C. output current	

### **COMMENT**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those indicated in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.	
Commercial	0°C	+70°C	
Industrial	-40°C	+85°C	

Supply Voltage	Limits
X25057-2.7	2.7V to 5.5V

## D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions, unless otherwise specified.)

		Lin	nits		
Symbol	Parameter	Min. Max.		Unit	Test Conditions
I <sub>CC1</sub>	V <sub>CC</sub> supply current (Write)	0	3	mA	SCK = $V_{CC} \times 0.1/V_{CC} \times 0.9$ @ 5MHz, SO = Open, $\overline{CS} = V_{SS}$
I <sub>CC2</sub>	V <sub>CC</sub> supply current (Read		400	μΑ	$ \begin{array}{c} \text{SCK} = \text{V}_{\text{CC}} \text{ x 0.1/V}_{\text{CC}} \text{ x 0.9 @ 5MHz}, \\ \text{SO} = \text{Open, } \overline{\text{CS}} = \text{V}_{\text{SS}} \\ \end{array} $
I <sub>SB</sub>	V <sub>CC</sub> supply current (Standby)		1	μA	$\overline{\text{CS}} = V_{\text{CC}}, V_{\text{IN}} = V_{\text{SS}} \text{ or } V_{\text{CC}}$
ILI	Input leakage current		10	μA	$V_{IN} = V_{SS}$ to $V_{CC}$
I <sub>LO</sub>	Output leakage current		10	μA	V <sub>OUT</sub> = V <sub>SS</sub> to V <sub>CC</sub>
V <sub>IL</sub> <sup>(1)</sup>	Input LOW voltage	-0.5	V <sub>CC</sub> x 0.3	V	
V <sub>IH</sub> <sup>(1)</sup>	Input HIGH voltage	V <sub>CC</sub> x 0.7	V <sub>CC</sub> + 0.5	V	
V <sub>OL1</sub>	Output LOW voltage		0.4	V	V <sub>CC</sub> > 3.3V, I <sub>OL</sub> = 2.1mA
V <sub>OL2</sub>	Output LOW voltage		0.4	V	$2V < V_{CC} \le 3.3V$ , $I_{OL} = 1mA$
V <sub>OL3</sub>	Output LOW voltage		0.4	V	$V_{CC} \le 2V$ , $I_{OL} = 0.5mA$
V <sub>OH1</sub>	Output HIGH voltage	V <sub>CC</sub> – 0.8		V	V <sub>CC</sub> > 3.3V, I <sub>OH</sub> = -1.0mA
V <sub>OH2</sub>	Output HIGH voltage	V <sub>CC</sub> – 0.4		V	$2V < V_{CC} \le 3.3V$ , $I_{OH} = -0.4mA$
V <sub>OH3</sub>	Output HIGH voltage	V <sub>CC</sub> - 0.2		V	$V_{CC} \le 2V, I_{OH} = -0.25mA$

## **POWER-UP TIMING**

Symbol	Parameter	Min.	Max.	Unit
t <sub>PUR</sub> <sup>(2)</sup>	Power-up to read operation		1	ms
t <sub>PUW</sub> <sup>(2)</sup>	Power-up to write operation		5	ms

Notes: (1)  $V_{IL}$  Min. and  $V_{IH}$  Max. are for reference only and are not 100% tested.

<sup>(2)</sup> t<sub>PUR</sub> and t<sub>PUW</sub> are the delays required from the time V<sub>CC</sub> is stable until the specified operation can be initiated. These parameters are periodically sampled and not 100% tested.


# **CAPACITANCE** $T_A = +25^{\circ}C$ , f = 1MHz, $V_{CC} = 5.0V$

Symbol	Parameter	Max.	Unit	Conditions
C <sub>OUT</sub> <sup>(3)</sup>	Output capacitance (SO)	8	pF	V <sub>OUT</sub> = 0V
C <sub>IN</sub> <sup>(3)</sup>	Input capacitance (SCK, SI, CS, WP)	6	pF	V <sub>IN</sub> = 0V

## **A.C. TEST CONDITIONS**

Input pulse levels	V <sub>CC</sub> x 0.1 to V <sub>CC</sub> x 0.9
Input rise and fall times	10ns
Input and output timing level	V <sub>CC</sub> X 0.5

### **EQUIVALENT A.C. LOAD CIRCUIT**



## A.C. CHARACTERISTICS (Over the recommended operating conditions, unless otherwise specified.)

## **Data Input Timing**

Symbol	Parameter	Voltage	Min.	Max.	Unit
f <sub>SCK</sub>	Clock frequency	2.7V-5.5V	0	5	MHz
t <sub>CYC</sub>	Cycle time	2.7V-5.5V	200		ns
t <sub>LEAD</sub>	CS lead time	2.7V-5.5V	100		ns
t <sub>LAG</sub>	CS lag time	2.7V-5.5V	100		ns
t <sub>WH</sub>	Clock HIGH time	2.7V-5.5V	80		ns
t <sub>WL</sub>	Clock LOW time	2.7V-5.5V	80		ns
t <sub>SU</sub>	Data setup time		20		ns
t <sub>H</sub>	Data hold time		20		ns
t <sub>RI</sub> <sup>(3)</sup>	Data in rise time			2	μs
t <sub>FI</sub> <sup>(3)</sup>	Data in fall time			2	μs
t <sub>CS</sub>	CS deselect time		100		μs
t <sub>WC</sub> <sup>(4)</sup>	Write cycle time			10	ms

 $\textbf{Notes:} \ \, \textbf{(3)} \ \, \textbf{This parameter is periodically sampled and not 100\% tested}.$ 


<sup>(4)</sup> t<sub>WC</sub> is the time from the rising edge of  $\overline{\text{CS}}$  after a valid write sequence has been sent to the end of the self-timed internal nonvolatile write cycle.

# **Data Output Timing**

Symbol	Parameter	Voltage	Min.	Max.	Unit
f <sub>SCK</sub>	Clock frequency	2.7V-5.5V	0	5	MHz
t <sub>DIS</sub>	Output disable time	2.7V-5.5V		100	ns
t <sub>V</sub>	Output valid from clock LOW	2.7V-5.5V		80	ns
t <sub>HO</sub>	Output hold time		0		ns
t <sub>RO</sub> <sup>(5)</sup>	Output rise time			50	ns
t <sub>FO</sub> <sup>(5)</sup>	Output fall time			50	ns

Note: (5) This parameter is periodically sampled and not 100% tested.

# **Serial Output Timing**




# **SYMBOL TABLE**

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from LOW to HIGH	Will change from LOW to HIGH
	May change from HIGH to LOW	Will change from HIGH to LOW
$\overline{XXX}$	Don't Care: Changes Allowed	Changing: State Not Known
<b>⋙</b>	N/A	Center Line is High Impedance


Characteristics subject to change without notice.


# **Serial Input Timing**




### **PACKAGING INFORMATION**

# 8-Lead Miniature Small Outline Gull Wing Package Type M








#### NOTE:

1. ALL DIMENSIONS IN INCHES AND (MILLIMETERS)


## **PACKAGING INFORMATION**

## 8-Lead Plastic, TSSOP, Package Type V




NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

### **Ordering Information**



### **Part Mark Convention**





### 8-Lead TSSOP



 $F = 2.7 \text{ to } 5.5V, 0 \text{ to } +70^{\circ}C$  $G = 2.7 \text{ to } 5.5V, -40 \text{ to } +85^{\circ}C$ 

©Xicor, Inc. 2000 Patents Pending

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, or licenses are implied.

### TRADEMARK DISCLAIMER:

Xicor and the Xicor logo are registered trademarks of Xicor, Inc. AutoStore, Direct Write, Block Lock, SerialFlash, MPS, and XDCP are also trademarks of Xicor, Inc. All others belong to their respective owners.

#### U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482; 4,874,967; 4,883,976; 4,980,859; 5,012,132; 5,003,197; 5,023,694; 5,084,667; 5,153,880; 5,153,691; 5,161,137; 5,219,774; 5,270,927; 5,324,676; 5,434,396; 5,544,103; 5,587,573; 5,835,409; 5,977,585. Foreign patents and additional patents pending.

#### LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.